rev 2.0

### 3.3 V Zero Delay Buffer

## Features

- Zero input - output propagation delay, adjustable by capacitive load on FBK input.
- Multiple configurations - Refer "ASM5P2304A Configurations Table".
- Input frequency range: 10 MHz to 133 MHz
- Multiple low-skew outputs.
- Output-output skew less than 200 ps.
- Device-device skew less than 500 ps .
- Two banks of four outputs.
- Less than 200 ps cycle-to-cycle jitter ( $-1,-1 \mathrm{H}$, -5 H ).
- Available in space saving, 8-pin 150 -mil SOIC packages and standard TSSOP.
- 3.3 V operation.
- Advanced $0.35 \mu \mathrm{CMOS}$ technology.
- Industrial temperature available.


## Functional Description

ASM5P2304A is a versatile, 3.3 V zero-delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other high-performance applications. It is available in a 8 -pin package. The part has an on-chip PLL which locks to an input clock presented on the REF pin. The PLL feedback is required to be driven to FBK pin, and can be obtained from one of the outputs. The input-to-output propagation delay is guaranteed to be less
than 250ps, and the output-to-output skew is guaranteed to be less than 200ps.

The ASM5P2304A has two banks of two outputs each. Multiple ASM5P2304A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 500ps.

The ASM5P2304A is available in two different configurations (Refer "ASM5P2304A Configurations Table). The ASM5P2304A-1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path. The ASM5P2304A-1H is the high-drive version of the -1 and the rise and fall times on this device are much faster.

The ASM5P2304A-2 allows the user to obtain Ref, $1 / 2 \mathrm{X}$ and $2 X$ frequencies on each output bank. The exact configuration and output frequencies depend on which output drives the feedback pin.

The ASM5P2304A-5H is a high-drive version with REF/2 on both banks

## Block Diagram


rev 2.0
ASM5P2304A Configurations

| Device | Feedback From | Bank A Frequency | Bank B Frequency |
| :--- | :--- | :--- | :--- |
| ASM5P2304A-1 | Bank A or Bank B | Reference | Reference |
| ASM5P2304A-1H | Bank A or Bank B | Reference | Reference |
| ASM5P2304A-2 | Bank A | Reference | Reference $/ 2$ |
| ASM5P2304A-2 | Bank B | $2 \times$ Reference | Reference |
| ASM5P2304A-5H | Bank A or Bank B | Reference $/ 2$ | Reference $/ 2$ |

## Zero Delay and Skew Control

For applications requiring zero input-output delay, all outputs must be equally loaded.


REF Input to CLKA/CLKB Delay Vs Difference in Loading between FBK pin and CLKA/CLKB pins

To close the feedback loop of the ASM5P2304A, the FBK pin can be driven from any of the four available output pins. The output driving the FBK pin will be driving a total load of 7 pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input output delay. This is shown in the above graph.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally.
rev 2.0
Pin Configuration


Pin Description for ASM5P2304A

| Pin \# | Pin Name | Description |
| :---: | :---: | :--- |
| 1 | REF $^{1}$ | Input reference frequency, 5V tolerant input |
| 2 | CLKA1 $^{2}$ | Buffered clock output, bank A |
| 3 | CLKA2 $^{2}$ | Buffered clock output, bank A |
| 4 | GND $^{2}$ | Ground |
| 5 | CLKB1 $^{2}$ | Buffered clock output, bank B |
| 6 | CLKB2 $^{2}$ | Buffered clock output, bank B |
| 7 | $\mathrm{~V}_{\text {DD }}$ | 3.3V supply |
| 8 | FBK | PLL feedback input |

Notes:

1. Weak pull-down.
2. Weak pull-down on all outputs.
rev 2.0
Absolute Maximum Ratings

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage to Ground Potential | -0.5 | +7.0 | V |
| DC Input Voltage (Except REF) | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| DC Input Voltage (REF) | -0.5 | 7 | V |
| Storage Temperature | -65 | +150 | u C |
| Max. Soldering Temperature (10 sec) |  | 260 | $\hat{\mathrm{u}} \mathrm{C}$ |
| Junction Temperature |  | 150 | $\hat{\mathrm{u} C}$ |
| Static Discharge Voltage <br> (per MIL-STD-883, Method 3015) | $>2000$ | V |  |

Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device reliability.

Operating Conditions for ASM5P2304A Commercial Temperature Devices

| Parameter | Description | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature (Ambient Temperature) | 0 | 70 | $\hat{\mathrm{u}}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, below 100 MHz |  | 30 | pF |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, from 100 MHz to 133 MHz |  | 15 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance ${ }^{3}$ |  | 7 | pF |

Note:
3. Applies to both Ref Clock and FBK.
rev 2.0
Electrical Characteristics for ASM5P2304A Commercial Temperature Devices

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input LOW Voltage |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.0 |  | V |
| $1 / 1$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage ${ }^{4}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{LL}}=8 \mathrm{~mA}(-1,-2) \\ & \mathrm{I}_{\mathrm{OH}}=12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {OH }}$ | Output HIGH Voltage ${ }^{4}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=-8 \mathrm{~mA}(-1,-2) \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | 2.4 |  | V |
| $I_{\text {D }}$ | Supply Current | Unloaded outputs 100 MHz REF, Select inputs at $\mathrm{V}_{\mathrm{DD}}$ or GND |  | TBD <br> TBD | mA |
|  |  | Unloaded outputs, 66MHz REF (-1, -2) |  | TBD |  |
|  |  | Unloaded outputs, 33MHz REF $(-1,-2)$ |  | TBD |  |

Note:
4. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
rev 2.0
Switching Characteristics for ASM5P2304A Commercial Temperature Devices

| Paramete | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Output Frequency | 30-pF load, All devices | 10 |  | 100 | MHz |
| $\mathrm{t}_{1}$ | Output Frequency | $20-\mathrm{pF}$ load, $-1 \mathrm{H},-5 \mathrm{H}$ devices | 10 |  | 133.3 | MHz |
| $\mathrm{t}_{1}$ | Output Frequency | 15-pF load, -1, -2 devices | 10 |  | 133.3 | MHz |
|  | $\begin{aligned} & \text { Duty Cycle }{ }^{4}=\left(\mathrm{t}_{2} / \mathrm{t}_{1}\right) * 100 \\ & (-1,-2,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 1.4 V , Fout $=66.66 \mathrm{MHz}$ $30-\mathrm{pF}$ load | 40.0 | 50.0 | 60.0 | \% |
|  | $\begin{aligned} & \text { Duty Cycle }{ }^{4}=\left(\mathrm{t}_{2} / \mathrm{t}_{1}\right) * 100 \\ & (-1,-2,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 1.4 V , Fout $=<50 \mathrm{MHz}$ 15-pF load | 45.0 | 50.0 | 55.0 | \% |
| $\mathrm{t}_{3}$ | $\begin{aligned} & \text { Output Rise Time }{ }^{4}(-1,-2) \end{aligned}$ | Measured between 0.8 V and 2.0 V <br> 30-pF load |  |  | 2.20 | ns |
| $\mathrm{t}_{3}$ | $\begin{aligned} & \text { Output Rise Time }{ }^{4} \\ & (-1,-2) \end{aligned}$ | Measured between 0.8 V and 2.0 V <br> 15-pF load |  |  | 1.50 | ns |
| $\mathrm{t}_{3}$ | $\begin{aligned} & \text { Output Rise Time }{ }^{4} \\ & (-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured between 0.8 V and 2.0 V 30-pF load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | $\begin{aligned} & \text { Output Fall Time } \\ & (-1,-2) \end{aligned}$ | Measured between 2.0 V and 0.8 V 30-pF load |  |  | 2.20 | ns |
| $\mathrm{t}_{4}$ | $\begin{aligned} & \text { Output Fall Time }{ }^{4} \\ & (-1,-2) \end{aligned}$ | Measured between 2.0 V and 0.8 V <br> 15-pF load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | $\underset{\substack{\text { Output Fall Time } \\(-1 \mathrm{H},-5 \mathrm{H})}}{ }$ | Measured between 2.0 V and 0.8 V 30-pF load |  |  | 1.25 | ns |
| t5 | Output-to-output skew on same bank (-1, -2 ${ }^{4}$ | All outputs equally loaded |  |  | 200 | ps |
|  | Output-to-output skew <br> (-1H, -5 H ) | All outputs equally loaded |  |  | 200 |  |
|  | Output bank A -to- output bank B skew (-1, 5H) | All outputs equally loaded |  |  | 200 |  |
|  | Output bank A to output bank b skew (-2) | All outputs equally loaded |  |  | 400 |  |
| $\mathrm{t}_{6}$ | Delay, REF Rising Edge to FBK Rising Edge ${ }^{3}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ |  | 0 | $\pm 250$ | ps |
| $\mathrm{t}_{7}$ | Device-to-Device Skew ${ }^{4}$ | Measured at $\mathrm{V}_{\mathrm{DD}}$ 2 2 on the FBK pins of the device |  | 0 | 500 | ps |
| $\mathrm{t}_{8}$ | Output Slew Rate ${ }^{4}$ | Measured between 0.8 V and 2.0 V using Test Circuit \#2 | 1 |  |  | V/ns |
| $\mathrm{t}_{\mathrm{J}}$ | Cycle-to-cycle jitter ${ }^{4}$ <br> ( $-1,-1 \mathrm{H},-5 \mathrm{H}$ ) | Measured at 66.67 MHz , loaded outputs, 15 pF load |  |  | 175 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 30 pF load |  |  | 200 |  |
|  |  | Measured at 133.3 MHz , loaded outputs, 15 pF load |  |  | 100 |  |
| t | Cycle-to-cycle jitter ${ }^{4}$$(-2,)$ | Measured at 66.67 MHz , loaded outputs, 30 pF load |  |  | 400 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 15 pF load |  |  | 375 |  |
| tıock | PLL Lock Time ${ }^{4}$ | Stable power supply, valid clock presented on REF and FBK pins |  |  | 1.0 | ms |

rev 2.0

Operating Conditions for ASM5I2304A Industrial Temperature Devices

| Parameter | Description | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature (Ambient Temperature) | -40 | 85 | $\hat{1} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, below 100 MHz |  | 30 | pF |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, from 100 MHz to 133 MHz |  | 15 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance $^{3}$ |  | 7 | pF |

## Electrical Characteristics for ASM5I2304A Industrial Temperature Devices

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input LOW Voltage |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  | V |
| $1 / 1$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{\text {IN }}=\mathrm{V}_{\text {D }}$ |  | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage ${ }^{4}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{LL}}=8 \mathrm{~mA}(-1,-2) \\ & \mathrm{I}_{\mathrm{OH}}=12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {OH }}$ | Output HIGH Voltage ${ }^{4}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=-8 \mathrm{~mA}(-1,-2) \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | 2.4 |  | V |
| $I_{\text {D }}$ | Supply Current | Unloaded outputs 100 MHz REF, Select inputs at $\mathrm{V}_{\mathrm{DD}}$ or GND |  | TBD TBD | mA |
|  |  | Unloaded outputs, 66MHz REF (-1, -2) |  | TBD |  |
|  |  | Unloaded outputs, 33 MHz REF $(-1,-2)$ |  | TBD |  |

rev 2.0

## Switching Characteristics for ASM5I2304A Industrial Temperature Devices

All parameters are specified with loaded outputs

| Parameter | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Output Frequency | 30-pF load, All devices | 10 |  | 100 | MHz |
| $t_{1}$ | Output Frequency | 20-pF load, -1H, -5H devices | 10 |  | 133.3 | MHz |
| $t_{1}$ | Output Frequency | 15-pF load, -1 and -2 devices | 10 |  | 133.3 | MHz |
|  | $\begin{aligned} & \text { Duty Cycle }{ }^{4}=\left(\mathrm{t}_{2} / \mathrm{t}_{1}\right) * 100 \\ & (-1,-2,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 1.4 V , Fout $=<66.66 \mathrm{MHz}$ 30-pF load | 40.0 | 50.0 | 60.0 | \% |
|  | $\begin{aligned} & \text { Duty Cycle }{ }^{4}=\left(\mathrm{t}_{2} / \mathrm{t}_{1}\right) * 100 \\ & (-1,-2,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 1.4V, Fout $=<50 \mathrm{MHz}$ 15-pF load | 45.0 | 50.0 | 55.0 | \% |
| $t_{3}$ | $\begin{aligned} & \text { Output Rise Time }{ }^{4} \\ & (-1,-2) \end{aligned}$ | Measured between 0.8 V and 2.0 V 30-pF load |  |  | 2.50 | ns |
| $t_{3}$ | $\begin{aligned} & \text { Output Rise Time }{ }^{4} \\ & (-1,-2) \end{aligned}$ | Measured between 0.8 V and 2.0 V 15-pF load |  |  | 1.50 | ns |
| $t_{3}$ | $\begin{aligned} & \text { Output Rise Time }{ }^{4} \\ & (-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured between 0.8 V and 2.0 V 30-pF load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | Output Fall Time ${ }^{4}$ $(-1,-2)$ | Measured between 2.0 V and 0.8 V 30-pF load |  |  | 2.50 | ns |
| $\mathrm{t}_{4}$ | Output Fall Time ${ }^{4}$ $(-1,-2)$ | Measured between 2.0 V and 0.8 V 15-pF load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | Output Fall Time ${ }^{4}$ $(-1 \mathrm{H},-5 \mathrm{H})$ | Measured between 2.0 V and 0.8 V $30-\mathrm{pF}$ load |  |  | 1.25 | ns |
| $t_{5}$ | Output-to-output skew on same bank (-1, -2) ${ }^{4}$ | All outputs equally loaded |  |  | 200 | ps |
|  | Output-to-output skew $(-1 \mathrm{H},-5 \mathrm{H})$ | All outputs equally loaded |  |  | 200 |  |
|  | Output bank A -to- output bank B skew (-1, -5H) | All outputs equally loaded |  |  | 200 |  |
|  | Output bank A -to- output bank B skew (-2) | All outputs equally loaded |  |  | 400 |  |
| $\mathrm{t}_{6}$ | Delay, REF Rising Edge to FBK Rising Edge ${ }^{4}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ |  | 0 | $\pm 250$ | ps |
| $\mathrm{t}_{7}$ | Device-to-Device Skew ${ }^{4}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the FBK pins of the device |  | 0 | 500 | ps |
| $\mathrm{t}_{8}$ | Output Slew Rate ${ }^{4}$ | Measured between 0.8 V and 2.0 V using Test Circuit \#2 | 1 |  |  | V/ns |
| $\mathrm{t}_{J}$ | $\begin{aligned} & \text { Cycle-to-cycle jitter }{ }^{4} \\ & (-1,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 66.67 MHz , loaded outputs, 15 pF load |  |  | 180 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 30 pF load |  |  | 200 |  |
|  |  | Measured at 133.3 MHz , loaded outputs, 15 pF load |  |  | 100 |  |
| $\mathrm{t}_{J}$ | Cycle-to-cycle jitter ${ }^{4}$$(-2)$ | Measured at 66.67 MHz , loaded outputs, 30pF load |  |  | 400 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 15 pF load |  |  | 380 |  |
| tlock | PLL Lock Time ${ }^{4}$ | Stable power supply, valid clock presented on REF and FBK pins |  |  | 1.0 | ms |

rev 2.0

Switching Waveforms
Duty Cycle Timing


All Outputs Rise/Fall Time


Output - Output Skew


Input - Output Propagation Delay


Device - Device Skew

FBK, Device 1

FBK, Device 2

rev 2.0
Test Circuits


Test Circuit \#2

rev 2.0
Package Information: 8-lead (150 Mil) Molded SOIC


| Symbo <br> I | Dimensions in inches |  | Dimensions in <br> millimeters |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 0.053 | 0.069 | 1.35 | 1.75 |
| A1 | 0.004 | 0.010 | 0.10 | 0.25 |
| B | 0.013 | 0.022 | 0.33 | 0.53 |
| C | 0.007 | 0.012 | 0.18 | 0.27 |
| D | 0.188 | 0.197 | 4.78 | 5.00 |
| E | 0.150 | 0.158 | 3.80 | 4.01 |
| H | 0.228 | 0.244 | 5.80 | 6.20 |
| e | 0.050 |  | BSC |  |
| L | 0.016 | 0.035 | 0.40 | 0.89 |
|  | $0^{\circ}$ | $8^{\circ}$ | $0 \circ$ | $8^{\circ}$ |

rev 2.0

| Ordering Code | Package Type | Operating Range |
| :--- | :---: | :---: |
| ASM5P2304A-1-08-SR | 8-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5P2304A-1-08-ST | 8-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2304A-1-08-SR | 8-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5I2304A-1-08-ST | 8-pin 150-mil SOIC-TUBE | Industrial |
| ASM5P2304A-1H-08-SR | 8-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5P2304A-1H-08-ST | 8-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2304A-1H-08-SR | 8-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5I2304A-1H-08-ST | 8-pin 150-mil SOIC-TUBE | Industrial |
| ASM5P2304A-2-08-SR | 8-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5P2304A-2-08-ST | 8-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2304A-2-08-SR | 8-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5I2304A-2-08-ST | 8-pin 150-mil SOIC-TUBE | Industrial |
| ASM5P2304A-5H-08-SR | 8-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5P2304A-5H-08-ST | 8-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2304A-5H-08-SR | 8-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5I2304A-5H-08-ST | 8-pin 150-mil SOIC-TUBE | Industrial |

Licensed under US patent Nos 5,488,627, 6,646,463 and 5,631,920.
Preliminary datasheet. Specification subject to change without notice.

# Use the chart below for device ordering 

DEVICE ORDERING INFORMATION
*note Lead Free Option...


*     *         * NOTE: Industry Standard Part Numbers May Be used That Differ from this part numbering system...

Alliance Semiconductor Corporation 2595, Augustine Drive,
Santa Clara, CA 95054
Tel\# 408-855-4900
Fax: 408-855-4999
www.alsc.com

Copyright © Alliance Semiconductor All Rights Reserved Note: This product utilizes US\# 6,646,463<br>Impedance Emulator Patent issued to Dan Hariton / Alliance Semiconductor, dated 11-11-2003 Part Number: ASM5P2304A Document Version: 2.0 8_30_2004

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

